Power MOSFET

60 V, 60 A, 12 mΩ

Features

- Low R_{DS(on)}
- Low Capacitance
- Optimized Gate Charge
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

MAXIMUM RATINGS (T _J = 25° C unless otherwise stated)						
Parameter			Symbol	Value	Unit	
Drain-to-Source Voltage			V _{DSS}	60	V	
Gate-to-Source Voltage		V _{GS}	±20	V		
Continuous Drain		$T_A = 25^{\circ}C$	۱ _D	11	А	
Current R _{θJA} (Note 1)		$T_A = 70^{\circ}C$		9.0		
Power Dissipation $R_{\theta JA}$ (Note 1)	Steady	$T_A = 25^{\circ}C$	PD	3.0	W	
		$T_A = 70^{\circ}C$		1.9		
Continuous Drain	State	$T_C = 25^{\circ}C$	I _D	60	А	
Current R _{θJC} (Note 1)	_	$T_{C} = 70^{\circ}C$		48		
Power Dissipation		$T_C = 25^{\circ}C$	PD	89	W	
$R_{\theta JC}$ (Note 1)		$T_C = 70^{\circ}C$		57		
Pulsed Drain Current	t _p = 10 μs		I _{DM}	243	A	
Operating Junction and Storage Temperature		T _J , T _{STG}	–55 to +150	°C		
Source Current (Body Diode)			I _S	60	А	
Single Pulse Drain-to-Source Avalanche		EAS	48	mJ		
Energy (L = 0.1 mH)			IAS	31	mJ	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		ΤL	260	°C		

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Bottom) (Note 1)	$R_{\theta JC}$	1.4	°C/W
Junction-to-Case (Top) (Note 1)	$R_{\theta JC}$	4.4	
Junction-to-Ambient Steady State (Note 1)	$R_{\theta JA}$	41	
Junction-to-Ambient Steady State (Note 2)	$R_{\theta JA}$	75	

1. Surface-mounted on FR4 board using 1 sq-in pad


(Cu area = 1.127 in sq [2 oz] including traces).
2. Surface-mounted on FR4 board using 0.155 in sq (100mm²) pad size.




ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
60 V	12 m Ω @ 10 V	60 A
	16 m Ω @ 4.5 V	00 A



N-CHANNEL MOSFET



ORDERING INFORMATION

Device	Package	Shipping [†]
NTMFS5844NLT1G	DFN5 (Pb-Free)	1500/Tape & Reel


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise specified)


Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS					•		
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0 V, I _D = 250 μA		60			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} / T _J				57		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	$V_{GS} = 0 V,$	T _J = 25 °C			1	μΑ
		$V_{DS} = 60 V$	T _J = 125°C			100	
Gate-to-Source Leakage Current	I _{GSS}	V_{DS} = 0 V, V_{GS}	= ±20 V			±100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V _{GS(TH)}	V_{GS} = V_{DS} , I_D = 250 μ A		1.5		2.3	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				6.2		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 10 A		10.2	12	mΩ
		V _{GS} = 4.5 V	I _D = 10 A		13	16	
Forward Transconductance	9 _{FS}	V _{DS} = 5 V, I _D = 10 A			27		S
CHARGES, CAPACITANCES & GATE RESIS	STANCE						
Input Capacitance	C _{ISS}	V _{GS} = 0 V, f = 1 MHz, V _{DS} = 25 V			1460		pF
Output Capacitance	C _{OSS}				150		
Reverse Transfer Capacitance	C _{RSS}				96		
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 10 V, V _{DS} = 48 V; I _D = 10 A			30		
Threshold Gate Charge	Q _{G(TH)}				1.0		
Gate-to-Source Charge	Q _{GS}	V _{GS} = 4.5 V, V _{DS} = 48 V; I _D = 10 A			4.0		nC
Gate-to-Drain Charge	Q _{GD}				8.0		
Plateau Voltage	V _{GP}				3.0		V
Gate Resistance	R _G				0.62		Ω
SWITCHING CHARACTERISTICS (Note 4)							
Turn-On Delay Time	t _{d(ON)}	V_{GS} = 4.5 V, V _{DS} = 48 V, I _D = 10 A, R _G = 2.5 Ω			12		ns
Rise Time	t _r				25		
Turn-Off Delay Time	t _{d(OFF)}				20		
Fall Time	t _f				10		
DRAIN-SOURCE DIODE CHARACTERISTIC	s				•		
Forward Diode Voltage	V _{SD}	V _{GS} = 0 V, I _S = 10 A	$T_J = 25^{\circ}C$		0.79	1.2	
			T _J = 125°C		0.65		V
Reverse Recovery Time	t _{RR}	V _{GS} = 0 V, dIS/dt = 100 A/µs, I _S = 10 A			19		ns
Charge Time	ta				13		
Discharge Time	t _b				6.0		
Reverse Recovery Charge	Q _{RR}				15		nC

Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS





Figure 13. Thermal Response

PACKAGE DIMENSIONS



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use persons, and expenses hard engined in active to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative